Scheduled System Maintenance:
On May 6th, system maintenance will take place from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). During this time, there may be intermittent impact on performance. We apologize for the inconvenience.
By Topic

Comparison of NMOS and PMOS transistor sensitivity to SEU in SRAMs by device simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
7 Author(s)

The off-NMOS and off-PMOS transistor single-event upset (SEU) sensitivities are studied in a 0.6-μm SRAM. In some cases, the off-PMOS sensitivity is shown to be similar to the off-NMOS one. This could affect SEU rate calculations.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:50 ,  Issue: 6 )