By Topic

An efficient noise isolation technique for SOC application

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Tung-Sheng Chen ; Dept. of Electr. Eng., Nat. Defense Univ. Tahsi, Taoyuan, Taiwan ; Chih-Yuan Lee ; Chin-Hsing Kao

A highly efficient CMOS process technique of suppressing the transmission of high-frequency noise induced by spiral inductors, ultrafast-switching MOS gates, or supply ringing through silicon substrate has been attained. The isolated n+-pocket structure formed by a promising process technique designed in this work has proven to be most effective in guarding vulnerable devices from remnant high-frequency noise roaming in the substrate among the structures we have used in the experiment: p+ guard ring, proton implant, and pocket structures. Excellent noise suppression efficiency of -75 dB with source and sense separated by only 21 μm at 1 GHz has been achieved for the test keys with n+-pocket structure in contrast to -38 dB at 1GHz of unprotected devices. The isolated n+-pocket structure has manifested itself to possess the potential of becoming a key technology for mixed-mode circuits in future success of Si-based wireless communication system-on-chip (SOC) applications.

Published in:

Electron Devices, IEEE Transactions on  (Volume:51 ,  Issue: 2 )