By Topic

Integrated packaging of a 1 kW switching module using a novel planar integration technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Zhenxian Liang ; Center for Power Electron. Syst., Virginia Polytech. Inst. & State Univ., Blacksburg, VA, USA ; J. D. van Wyk ; F. C. Lee ; D. Boroyevich
more authors

A metal-oxide-semiconductor field-effect transistor (MOSFET) (rating at 500 V/24 A) half-bridge power switching subassembly with gate drivers has been fabricated, employing a planar integration technology, in which an integrated power chips stage is built by embedding chips in a coplanar ceramic substrate with a metallization thin-film interconnection built up onto it. This deposited metallization not only bonds the power chips, but also provides the second-level interconnect wiring. The associated components are mounted on top of the integrated power stage. This packaging scheme results in a three-dimensional (3-D) multiple chips/components assembly with the capability of functional integration. In this paper, the electrical and thermal parameters of this packaged module have been experimentally and theoretically characterized. The procedures adopted for the defined fabrication processes are presented. In addition to the characteristics of the planar integration process, the improved electrical and thermal performance has been demonstrated.

Published in:

IEEE Transactions on Power Electronics  (Volume:19 ,  Issue: 1 )