By Topic

A novel logarithmic response CMOS image sensor with high output voltage swing and in-pixel fixed-pattern noise reduction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Liang-Wei Lai ; Dept. of Electr. Eng., Nat. Tsing-Hua Univ., Taiwan, Taiwan ; Cheng-Hsiao Lai ; Ya-Chin King

A novel logarithmic response CMOS image sensor fabricated by 0.25-μm CMOS logic process is proposed. The new cell has an output voltage swing of 1 V in the targeted illumination range, which makes it less susceptible to noises in the readout system. Furthermore, the proposed new cell with in-pixel CDS control drastically reduces the fixed pattern noise in logarithmic mode CMOS APS. Comparing with a conventional pixel, a reduction of 10 times in fixed-pattern noise is demonstrated in the new logarithmic response CMOS image sensor.

Published in:

Sensors Journal, IEEE  (Volume:4 ,  Issue: 1 )