Referenced Items are not available for this document.
This paper describes a new Built-In-Self-Test(BIST) scheme for estimation of static non-linearity errors in digital to analog converters (DACs). The BIST scheme measures each transition and estimates non-linearity errors. It makes use of a sample and subtract circuit and a VCO. The circuit is designed using 0.35 μm CMOS technology from AMS. The simulation results are included in this paper. Errors estimated using the BIST scheme simulation match well with measured errors.
Published in:
VLSI Design, 2004. Proceedings. 17th International Conference on
Date of Conference: 2004
- Page(s):
- 1027 - 1032
- Print ISBN:
- 0-7695-2072-3
- INSPEC Accession Number:
- 7993782
- Digital Object Identifier :
- 10.1109/ICVD.2004.1261065
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
