By Topic

Maximum multiplicity distributions for length prediction driven placement

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
P. Anbalagan ; Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; J. A. Davis

In this paper a new interconnect prediction based VLSI design flow is proposed. The novelty of this flow lies in the use of a unique wire length distribution called the maximum multiplicity distribution (MMD) to predict individual wire lengths in a logical netlist, which is then later used to drive the placement during physical design. In this paper, it is shown that these wire length predictions can be used to predict the capacitive loads of individual gates with an average error of 6.5%. In addition, this MMD-based length prediction driven placement (LPDP) methodology also results in an average reduction of the number of global interconnects by 32%, the length of global interconnects by 40%, and maximum length of interconnects by 15% when compared with a traditional placement that minimizes total wire length.

Published in:

VLSI Design, 2004. Proceedings. 17th International Conference on

Date of Conference: