By Topic

Synthesis of application specific multiprocessor architectures for process networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
B. K. Dwivedi ; Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., New Delhi, India ; A. Kumar ; M. Balakrishnan

In this paper, we address the problem of synthesis of application specific multiprocessor SoC architectures for process networks of streaming applications. An application is modeled as Kahn Process Network (KPN) which makes the parallelism present in the application explicit. The synthesis process involves selection of computation modules, memory modules, communication architecture and mapping of processes of KPN on compute units and channels on memory modules. Our solution minimizes hardware cost while taking into account the performance constraints. One of the salient features of our work is that it takes into account the additional overheads because of data communication conflicts. Our method uses average processing requirements of KPN to handle data dependent behavior of processes and cycles within the KPN. In contrast to others, we do not perform static scheduling, only mapping and synthesis is done.

Published in:

VLSI Design, 2004. Proceedings. 17th International Conference on

Date of Conference:

2004