By Topic

Path based approach for crosstalk delay analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Arvind, N.V. ; Texas Instrum., Bangalore, India ; Rajagopal, K.A. ; Ajith, H.S. ; Das, S.

Crosstalk delay analysis and closure is becoming crucial for first pass silicon success in current technologies. The inherent pessimism in crosstalk delay analysis results in huge number of violations to be flagged, which is both difficult to fix and to identify the real violations that could actually cause silicon failures. In this paper, we present a new approach of path based crosstalk delay analysis to reduce the inherent pessimism. The solution uses a two pass analysis approach-in the first pass all crosstalk delay violating paths are identified and in the second pass all these violations are reanalyzed more accurately to verify whether it is a real violation. The solution fundamentally relies on the fact that a path based crosstalk delay analysis is more accurate and less pessimistic, compared to net based analysis and violation identification. We also present results from various 130 nm designs showing as much as 70% reduction in violations.

Published in:

VLSI Design, 2004. Proceedings. 17th International Conference on

Date of Conference: