By Topic

Net buffering in the presence of multiple timing views

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Murgai, R. ; Fujitsu Labs. of America, Inc., Sunnyvale, CA, USA

Several modern complex digital designs involve multiple clock domains. For instance, it is not uncommon to see telecommunication chips having three to thirty clock domains. Timing views are a way to represent multiple sets of timing information at a circuit node. In this paper, we address the optimization problem of net buffering in the presence of multiple timing views. To the best of our knowledge, this is the first time that this problem has been addressed in the literature. We propose a technique which considers simultaneously all the timing views at a node and is efficient, effective, and robust. Experimental results on large industrial designs show that our technique yields better quality results and runs up to 5.75 times faster as compared to an iterative technique which works on one timing view at a time.

Published in:

VLSI Design, 2004. Proceedings. 17th International Conference on

Date of Conference:

2004