By Topic

Evaluation of pausible clocking for interfacing high speed IP cores in GALS framework

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mekie, J. ; Indian Inst. of Technol., Mumbai, India ; Chakraborty, S. ; Sharma, D.K.

Pausible clocking schemes have been proposed by GALS architects as a promising mechanism for reliable data transfer between synchronous modules fed by low-speed independent clocks. In this paper, we argue that existing schemes are not well-suited for interfacing high-speed IP cores with large clock-distribution tree delay and high communication rates. We propose an alternative interface circuit design for such IP cores that works with partial handshake between communicating modules and minimizes the performance penalty of the sender and receiver. Our circuit, unlike pausible clocking, has a small probability of failure.

Published in:

VLSI Design, 2004. Proceedings. 17th International Conference on

Date of Conference: