By Topic

Automated architectural optimization of digital FIR filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mehler, R.W. ; Dept. of Electr. Eng., Texas Univ., Dallas, TX, USA ; Dian Zhou

Using a newly developed fine-grained architectural synthesizer for digital finite impulse response (FIR) filters, the authors present a near-optimal strategy for coefficient manipulation that runs linearly with filter length. The synthesizer operates at a high level of abstraction, balancing speed, area and power goals to generate a circuit optimized for specified parameters. Experimental results show that it is highly competitive with the best efforts of human designers and other automated procedures.

Published in:

VLSI Design, 2004. Proceedings. 17th International Conference on

Date of Conference: