By Topic

A 2.5 GHz CMOS fully-integrated ΔΣ-controlled fractional-N frequency synthesizer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Dehghani, R. ; Dept. of Electr. Eng., Sharif Univ. of Technol., Tehran, Iran

The design of a fully-integrated ΔΣ-controlled fractional-N frequency synthesizer is described. Using a dual modulus 64/72 prescaler based on injection locking technique and a novel third order digital ΔΣ modulator, we achieved an extremely low power synthesizer in 2.5 GHz band. Total power dissipation of the frequency synthesizer is less than 6 mW at a 1.5 V supply. The loop bandwidth is optimized to achieve a -123 dBc/Hz phase noise at 3 MHz offset frequency. The locking time of the loop is less than 30 μs.

Published in:

VLSI Design, 2004. Proceedings. 17th International Conference on

Date of Conference: