By Topic

Modeling and estimation of leakage in sub-90 nm devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
A. Raychowdhury ; Dept. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA ; S. Mukhopadhyay ; K. Roy

CMOS technology has witnessed aggressive scaling over the last couple of decades. This has resulted in better performance, higher integration density and increased on-chip functionality. The threshold voltage has been aggressively scaled down, oxides have been drastically thinned and the MOS transistor channels have been suitable engineered to meet the high performance criteria. However, all these have resulted in an increase in transistor leakage and have posed serious bottlenecks to further 'scale' these super-scaled devices. This paper explores the various dominant leakage mechanisms in scaled devices and examines their trends with scaling. Leakage estimation in circuits has also been presented.

Published in:

VLSI Design, 2004. Proceedings. 17th International Conference on

Date of Conference:

2004