By Topic

Physical design trends and layout-based fault modeling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sur-Kolay, S. ; Indian Stat. Inst., Kolkata, India ; Dasgupta, P. ; Bhattacharya, B.B. ; Zachariah, S.T.

This paper presents the concerns and techniques that are significant to both the circuit designers and developers of CAD tools for physical design and layout-based fault modeling and extraction. Current technology trends in VLSI with their impacts on the design flow in general and physical design in particular are introduced. The challenging issues in partitioning, floorplanning and placement, and routing are presented. Recent topics in deep sub-micron (DSM) regime are presented. Finally device scaling has led to blurring of the boundary between design and test and eroded the predictability of test quality based on classical stuck-at fault coverage. New fault models at the core of test generation to overcome the test quality crisis are described.

Published in:

VLSI Design, 2004. Proceedings. 17th International Conference on

Date of Conference: