By Topic

Implementation of a scalable matrix inversion architecture for triangular matrices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Edman, F. ; Dept. of Electroscience, Lund Univ., Sweden ; Öwall, V.

This paper presents an FPGA implementation of a novel and highly scalable hardware architecture for inversion of triangular matrices. An integral part of modern signal processing and communications applications involves manipulation of large matrices. Therefore, scalable and flexible hardware architectures are increasingly sought for. In this paper the traditional triangular shaped array architecture with n(n+1)/2, where n being the number of inputs, communicating processors are mapped to a linear structure with only n processors. We show that the linear array structure avoids drawbacks such as nonscalability, large area and large power consumption. The implementation is based on a numerical stable recurrence algorithm which has excellent properties for hardware implementation. The implementation is the core processor in a smart antenna system.

Published in:

Personal, Indoor and Mobile Radio Communications, 2003. PIMRC 2003. 14th IEEE Proceedings on  (Volume:3 )

Date of Conference:

7-10 Sept. 2003