By Topic

A direct digital frequency synthesis system for low power communications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
McEwan, A. ; Dept. of Eng. Sci., Oxford Univ., UK ; Shah, S. ; Collins, S.

This work describes a direct digital frequency synthesis (DDFS) architecture based on nonlinear interpolation for signal generation in mobile communications systems such as Bluetooth. DDFS is capable of well controlled, rapid changes in frequency, over a relatively large frequency range, however a conventional DDFS system requires a power hungry ROM. To avoid this problem a ROM-less architecture with a low power nonlinear interpolation DAC is proposed. This system is robust to parameter variations and consumes only 5mW at 100MHz.

Published in:

Solid-State Circuits Conference, 2003. ESSCIRC '03. Proceedings of the 29th European

Date of Conference:

16-18 Sept. 2003