Skip to Main Content
A strategy for the implementation of energy-efficient architecture blocks is proposed. In enables mapping of algorithms to architectures at maximal efficiency based on automized optimization of device dimensions of elementary basic cells. As an example, the design of a high-throughput low-power FIR-filter is described. The effectiveness of the proposed strategy is confirmed by comparison with state-of-the-art filter macros.