By Topic

A continuous-time sigma-delta modulator with switched capacitor controlled current mode feedback

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ortmanns, M. ; Inst. for Microelectron., Albert-Ludwigs Univ., Freiburg, Germany ; Gerfers, F. ; Manoli, Y.

This paper presents a previously unpublished technique for the reduction of the sensitivity to clock jitter in continuous-time sigma-delta modulators. Therefore, the main clock jitter source, the feedback digital-to-analog converter, is implemented by using a sloping feedback pulse-form, which is generated by a transistor current source and a circuit to generate the slope. In this first implementation, a third-order continuous-time modulator has been designed, achieving 10 bits of resolution and consuming only 250/spl mu/W from a 1.5V supply, while the jitter sensitivity could be remarkably reduced.

Published in:

Solid-State Circuits Conference, 2003. ESSCIRC '03. Proceedings of the 29th European

Date of Conference:

16-18 Sept. 2003