Cart (Loading....) | Create Account
Close category search window
 

An 8-GHz continuous-time Σ-Δ analog-digital converter in an InP-based HBT technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Krishnan, S. ; Dept. of Electr. & Comput. Eng., Univ. of California, Santa Barbara, CA, USA ; Scott, D. ; Griffith, Z. ; Urteaga, M.
more authors

We report an 8-GHz clock-rate, second-order continuous-time Σ-Δ analog-digital converter (ADC) that achieves 57.4-, 51.7-, and 40.2-dB SNR at signal sampling rates of 125, 250, and 500 Ms/s, respectively. The integrated circuit occupied 1.45-mm2 die area, contains 76 transistors, is fabricated in an InP-based HBT technology, and dissipates ∼1.8 W. We also study the effect of excess delay on modulator performance, and show that excess delay does not affect performance as long as the centroid-in-time of the digital-analog converter pulse remains stationary.

Published in:

Microwave Theory and Techniques, IEEE Transactions on  (Volume:51 ,  Issue: 12 )

Date of Publication:

Dec. 2003

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.