By Topic

Roundoff noise analysis in digital systems for arbitrary sampling rate conversion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Evangelista, G. ; SIEMENS ICM Mobile Phones, Munich, Germany

In this brief, the impact of finite-signal wordlengths on the performance of digital systems for arbitrary sampling rate conversion (ASRC), where input and output sampling rates are derived from independent clock generators, is investigated. For two different efficient realizations of ASRC the noise power due to both, input/output quantization and multiplication roundoff errors, is determined as a function of the signal wordlengths and system parameters, respectively. The obtained system degradation, estimated on basis of the standard model of quantization by rounding, is verified by simulation. As a result, simple design rules for the appropriate selection of the various ASRC-inherent signal wordlengths are given subject to the required system performance.

Published in:

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on  (Volume:50 ,  Issue: 12 )