By Topic

Decomposition of extended finite state machine for low power design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
MingHung Lee ; Dept. of Comput. Sci., Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan ; TingTing Hwang ; Shi-Yu Huang

Power reduction can be achieved by turning off portions of circuits that are idle. Unlike previous work, which focused only on either controller or data-path, we propose a decomposition technique that takes both controller and data-path into consideration where, in the former, the state probability of an FSM provides the execution frequency of operations in that state. And, in the latter, operations performed in states provide the information of resource requirements which can be used to determine the resource sharing among states. The goal is to synthesize circuits such that the submachine with small area (data-path and controller) will be turned on most of the time (high state probability) and all other parts are turned off. Our experimental results show that on the average, 101% area reduction and 24 % power reduction can be achieved as compared with designs without decomposition.

Published in:

Design, Automation and Test in Europe Conference and Exhibition, 2003

Date of Conference: