By Topic

Design and analysis of a programmable single-chip architecture for DVB-T base-band receiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Chengzhi Pan ; Dept. of Electr. & Comput. Eng., California Univ., Irvine, CA, USA ; N. Bagherzadeh ; A. H. Kamalizad ; A. Koohi

This work treats the design and analysis of a programmable (or reconfigurable) DSP-domain-specific architecture called MorphoSys, upon which the world's first single-chip software solution for a DVB-T base-band receiver can be implemented. Based on the first version of MorphoSys, many modifications have been made to improve greatly both computation power and data movement efficiency. Sequential codes and SIMD codes can be parallelized; temporal granularity adjustment boosts performance up to 4 times: numerous different types of data movement can be accelerated 8 to 64 times faster than sequential movement. As a complicated (21 GOPS) and typical communication system, the DVB-T base-band receiver is designed with low performance loss and mapped onto MorphoSys architecture (>28 GOPS). This solidly contributes to software defined radio development.

Published in:

Design, Automation and Test in Europe Conference and Exhibition, 2003

Date of Conference: