Cart (Loading....) | Create Account
Close category search window
 

Between-core vector overlapping for test cost reduction in core testing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Shinogi, T. ; Dept. of Electr. & Electron. Eng., Mie Univ., Tsu, Japan ; Yamada, Y. ; Hayashi, T. ; Yoshikawa, T.
more authors

This paper proposes a novel method, called "between-core vector overlapping", for parallel core testing of an SoC consisting of full-scanned cores. This method uses small number of input pins in the parallel core testing. An "over-lapped vector" obtained by overlapping all the vectors for all the core is supplied to all the cores in common for parallel core testing. Two methods for short overlapped vectors, "invert overlapping" and "split overlapping", are presented. The impact of further reduction in the number of input pins is also reported.

Published in:

Test Symposium, 2003. ATS 2003. 12th Asian

Date of Conference:

16-19 Nov. 2003

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.