By Topic

Reducing test power, time and data volume in SoC testing using selective trigger scan architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sharifi, S. ; Electr. & Comput. Eng., Tehran Univ., Iran ; Hosseinabadi, M. ; Riahi, P. ; Navabi, Z.

Time, power and data volume are among the most challenging problems in test of system-on-chip (SoC) devices. These problems become even more important in scan-based test. The selective trigger scan architecture introduced in this paper addresses these problems. This architecture reduces switching activity in the circuit-under-test (CUT) and increases the scan clock frequency. The format of data for this reduced activity architecture enables us to perform a good compression and further reduce the test time. Our experiments on ISCAS 85 and 89 benchmark circuits show the effectiveness of this architecture in improving SoC test in terms of power, time and data volume.

Published in:

Defect and Fault Tolerance in VLSI Systems, 2003. Proceedings. 18th IEEE International Symposium on

Date of Conference:

3-5 Nov. 2003