Skip to Main Content
This paper proposes a new coding technique for single error correction and double error detection in computer memory systems. The number of 1s in the parity check matrix for the proposed coding is fewer than all currently available codes for this purpose. This results in simplified encoding and decoding circuitry for error detection and correction.
Date of Conference: 3-5 Nov. 2003