Skip to Main Content
The International Technology Roadmap for Semiconductors projects that IDDQ levels will rise rapidly with each technology node. In addition, manufacturing variations in the IDDQ level will be difficult to control. This combination will make it increasingly difficult to distinguish defect-free from defective chips via IDDQ tests. Built-in current sensors (BICSs) have been proposed to increase test resolution by virtually partitioning the supply mesh, so that each partition has a relatively small defect-free IDDQ level. In the future, such a scheme would require 100000 or more BICSs and thus the partitioning task needs to be automated. This paper presents a practical methodology to carry out this power supply partitioning.