By Topic

A 1.8-V 67mW 10-bit 100MSPS pipelined ADC using time-shifted CDS technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jipeng Li ; Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA ; Un-Ku Moon

A time-shifted correlated double sampling (CDS) technique is proposed in the design of a 10-bit 100 MSPS pipelined ADC. This technique significantly reduces the finite opamp gain error without compromising the conversion speed, allowing the active opamp block to be replaced by a simple cascoded CMOS inverter. Both high speed and low power operation is demonstrated without compromising the accuracy requirement. An efficient common-mode voltage control is used in the pseudo-differential architecture to further reduced power consumption. Fabricated in a 0.18 μm CMOS process, the prototype 10-bit pipeline ADC achieves 65 dB SFDR and 54 dB SNDR at 100 MSPS. The total power consumption is 67 mW at 1.8-V supply.

Published in:

Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003

Date of Conference:

21-24 Sept. 2003