By Topic

A 12-bit 20-MS/s pipelined ADC with nested digital background calibration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wang, X. ; Dept. of Electr. & Comput. Eng., California Univ., Davis, CA, USA ; Hurst, P.J. ; Lewis, S.H.

A 12-b 20-MS/s pipelined ADC is calibrated using an algorithmic ADC, which is itself calibrated. With background calibration, the peak SNDR and SFDR of the pipeline are 70.8 dB and 93.3 dB, respectively. The total power dissipation is 254 mW from 3.3 V. The active area is 7.5 mm2 in 0.35 μm CMOS.

Published in:

Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003

Date of Conference:

21-24 Sept. 2003