By Topic

A 1.8-V 3-MS/s 13-bit ΔΣ A/D converter with pseudo data-weighted-averaging in 0.18-μm digital CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. A. Hamoui ; Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada ; K. Martin

A 1.8 V ΔΣ modulator, fabricated in a 0.18 μm standard digital CMOS process, achieves 81 dB SFDR and 74 dB SNR over a 3 MS/s conversion bandwidth. Its single-loop single-feedback architecture uses a 3rd-order FIR noise-transfer- function and a 5 bit quantizer to render the quantization noise negligible at 16× oversampling. A pseudo data-weighted-averaging technique linearizes the multibit feedback D/A converter, while eliminating the inband signal-dependent tones. The bootstrapped switches in the switched-capacitor implementation reduce the sampling distortion for a 1.85 Vpp input-signal range. The analog and digital power consumptions are 32.4 mW and 12.6 mW, respectively. The on-chip references dissipate 14.4 mW.

Published in:

Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003

Date of Conference:

21-24 Sept. 2003