By Topic

Automatic optimization of wrapper parallel interface constructions applied to digital cores

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Balaz, M. ; Inst. of Informatics, Slovak Acad. of Sci., Bratislava, Slovakia ; Gramatova, E. ; Fischerova, M.

The paper deals with optimization techniques for parallel interface of a test wrapper for internal and external testing of an embedded core. The developed techniques have been implemented in a JAVA applet. This implementation allows not only to find the most optimal constructions of parallel scan lines but also to apply the whole test wrapper construction to a real core modeled by VHDL. The JAVA applet is accessible on the Internet.

Published in:

EUROCON 2003. Computer as a Tool. The IEEE Region 8  (Volume:2 )

Date of Conference:

22-24 Sept. 2003