By Topic

A low-power low-noise CMOS compatible 80 V subscriber line interface circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Moons, E. ; Alcatel Bell Telephone Manuf. Co., Antwerp, Belgium ; Willcox, E. ; Op de Beek, E. ; Guebels, P.

The design of a monolithic enhanced subscriber line interface circuit (ESLIC) is reported. Special care has been taken in the realization of the SLIC to achieve a low-power dissipation in both on-hook (70 mW) and off-hook (130 mW) line conditions. The intrinsic noise of the internal circuitry and the noise due to the exchange battery have been drastically reduced to achieve a total receive noise of -85 dBmp. The 80 V circuit covers all loop lengths for a widely variable exchange battery. The LSI is developed as an universal and flexible circuit using a 100 V 4 μm merged bipolar, CMOS, DMOS technology (BCD). The LSI meets very stringent requirements on several specifications

Published in:

Custom Integrated Circuits Conference, 1990., Proceedings of the IEEE 1990

Date of Conference:

13-16 May 1990