By Topic

Architectural optimization of decimation filter using bitstream operation in GSM audio codec

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Kuriakose, J. ; Bus. Line Mobile Mixed-Signal Solutions, Philips Semicond., Nijmegen, Netherlands ; Ristic, S. ; de Stegge, D.A. ; de Cremoux, G.

This paper proposes an efficient architectural optimization method for the decimation stages in single bit sigma-delta modulators using multiplier-less FIR filters over direct implementation of FIR filters P.P. Vaidyanathan (1990), R.E. Crichiere (1983) for GSM applications. The proposed method uses adders to implement multiplication in filters.

Published in:

Telecommunications in Modern Satellite, Cable and Broadcasting Service, 2003. TELSIKS 2003. 6th International Conference on  (Volume:1 )

Date of Conference:

1-3 Oct. 2003