By Topic

How much variability can designers tolerate?

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kahng, A.B. ; Comput. Sci. & Eng. Dept., California Univ., San Diego, CA, USA

Designers hate large variations in a gate's critical dimensions (CDs) because large variations imply large guardbanding in design. Lithographers hate small variations in CD numbers because they imply impossible process windows. With the publication of the 2003 International Technology Roadmap for Semiconductors (1TRS), gate CD control requirements for lithography and front-end (etching) processes will doubtless receive intense scrutiny.

Published in:

Design & Test of Computers, IEEE  (Volume:20 ,  Issue: 6 )