We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Cycle decomposition in NCL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Masteller, S. ; Theseus Logic Inc., Orlando, FL, USA ; Sorenson, L.

In convention logic (NCL) circuits, cycles are the fundamental unit of data storage, roughly equivalent to combinational logic bounded by latches in clocked design. Implementing the various tools common to IC design flows, such as static timing analysis and scan insertion, requires accurately identifying these cycles. Threshold gates are the basic building blocks of NCL cycles. To date, mechanisms for automatically identifying relevant NCL circuit cycles have been lacking. The NCL analyzer solves the problem of automatically identifying cycles from a gate-level netlist. It does this by identifying the acknowledge signal feeding a register from its relative signal polarity and then finding the intersection of a forward and reverse circuit traversal. Although the NCL analyzer is currently a stand-alone tool, we expect it will become an integral part of nearly all NCL-specific tools - including static timing analysis, orphan checking, ATPG, and possibly synthesis.

Published in:

Design & Test of Computers, IEEE  (Volume:20 ,  Issue: 6 )