Skip to Main Content
We present new design methods for modulo 2n±1 adders. We use the same select-prefix addition block for both modulo 2n-1 and diminished-one modulo 2n+1 adder design. VLSI implementations of the proposed adders in static CMOS show that they achieve an attractive combination of speed and area costs.
Date of Publication: Nov. 2003