Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

How circuit size affects parallelism

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Bailey, M.L. ; Dept. of Comput. Sci., Arizona Univ., Tucson, AZ, USA

The author addresses the issue of how well circuit parallelism scales with circuit size. Empirical studies using a single representation, switch-level, and two different timing models are presented. The results show that, in general, parallelism does not scale linearly with circuit size, and that the relationship between parallelism and circuit size is much more complex. The author first describes the simulators and methodology used to measure circuit parallelism. The circuit parallelism and percentage of parallelism of nine circuits, ranging in size from 200 to 61600 transistors, are described. Parallelism measurements from different instances of three circuit families are presented to show that, even within circuit families, relative parallelism is not constant for different instances

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:11 ,  Issue: 2 )