Control of threshold voltage and short channel effects in ultra-thin strained-SOI CMOS

In this paper threshold voltage, subthreshold slope and short channel effects, in strained-SOI n-MOSFET and p-MOSFET are examined quantitatively, with emphasis on the impact of band offset in Si/SiGe heterostructure, by two dimensional device simulation.