By Topic

A feasibility study for the fabrication of planar silicon multichip modules using electron beam lithography for precise location and interconnection of chips

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Hopper, A. ; Olivetti Res. Ltd., Cambridge, UK ; Jones, A. ; Augur, R.A. ; Fice, M.
more authors

A technique for fabricating multichip modules (MCMs) by mounting chips in holes etched into silicon motherboards is described. With this approach the front faces of the chips are coplanar with the front of the motherboard, and, hence, the connections between the chips and the motherboards may be made by standard thin-film processes. A method for fabricating such modules using electron beam lithography to locate the chips and to define the interconnections between the chips and the motherboard is discussed. The feasibility of the processes is demonstrated with measurements on a module designed and fabricated to test the stability of the processes

Published in:

Components, Hybrids, and Manufacturing Technology, IEEE Transactions on  (Volume:15 ,  Issue: 1 )