By Topic

Novel digital calibration architecture and implementation based on DNL/INL trade-off for high performance D/A conversion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hongjiang Song ; Intel Corp., Chandler, AZ, USA

This paper introduces a novel fully digital D/A converter linearity calibration scheme based on a DNL and INL tradeoff (DIT) principle. Both analytical and statistical simulation results show a few bits of D/A converter linearity improvement by such a technique.

Published in:

SOC Conference, 2003. Proceedings. IEEE International [Systems-on-Chip]

Date of Conference:

17-20 Sept. 2003