By Topic

SEU-hardened resistive-load static RAMs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Massengill, L.W. ; Dept. of Electr. Eng., Vanderbilt Univ., Nashville, TN, USA

A charge partitioning (CP) design technique for MOS resistive-load static RAMs (RMOS SRAMs) is presented. This technique, when applied to RMOS SRAMs with specific capacitance attributes, may produce significant SEU error-rate control without sacrifices in area or power consumption. Silicon-on-insulator (SOI) technology, usually not considered appropriate for conventional RMOS SRAMs because of reduced storage capacitances, appears to be an excellent technology for CP-hardened RMOS. Simulated CP-hardened, 4-transistor RMOS RAM cells in SOI approach the error-rate performance of rad-hard, full 6-transistor CMOS cells

Published in:

Nuclear Science, IEEE Transactions on  (Volume:38 ,  Issue: 6 )