By Topic

Modeling of radiation-induced leakage currents in CMOS/SOI devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Rios, R. ; David Sarnoff Res. Center, Princeton, NJ, USA ; Smeltzer, R.K. ; Garcia, G.A.

A new approach to model the effect of radiation-induced interface charges on silicon-on-insulator (SOI) devices has been implemented in a three-dimensional device simulation code. The model is validated by comparison of simulated and measured postradiation device characteristics. The applicability of the model is illustrated by analysis of standard and fully-depleted silicon-on-sapphire (SOS) devices. The results demonstrate and clarify the role of various bias conditions on parasitics in SOI structures and offer an explanation of the observed absence of back-channel conduction in fully-depleted nMOS-SOS transistors

Published in:

Nuclear Science, IEEE Transactions on  (Volume:38 ,  Issue: 6 )