By Topic

A 90-nm CMOS 1.8-V 2-Gb NAND flash memory for mass storage applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

13 Author(s)
J. Lee ; Memory Div., Samsung Electron. Co. Ltd., Gyeonggi, South Korea ; Sung-Soo Lee ; Oh-Suk Kwon ; Kyeong-Han Lee
more authors

A 1.8-V 2-Gb NAND flash memory has been successfully developed on a 90-nm CMOS STI process technology, resulting in a 141-mm2 die size and a 0.044-μm2 effective cell. For the higher level integration, critical layers are patterned with KrF photolithography. The device has three notable differences from previous generations. 1) The cells are organized in a single (16K+512) column and 128K row array by adopting a one-sided row decoder in order to minimize the die size. 2) The bitline precharge level is set to 0.9 V in order to increase on-cell current. 3) During the program operations, the string select line, which connects the NAND cell strings to the bitlines, is biased with sub-VCC in order to avoid program disturbance issues.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:38 ,  Issue: 11 )