SAT-based algorithms for logic minimization | IEEE Conference Publication | IEEE Xplore