By Topic

Dynamically optimized synchronous communication for low power system on chip designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chandra, V. ; Dept. of ECE, Carnegie Mellon Univ., Pittsburgh, PA, USA ; Carpenter, G. ; Burns, J.

It is becoming necessary to have finer granularity and control of clock domains in system-on-chip (SoC) designs for various reasons, power consumption being the primary consideration. We have developed a mechanism to support frequency islands at the subsystem level. We describe a scheme for interconnecting and allowing synchronous communication between subsystems operating in different clock domains over a common synchronous bus interface. Our scheme provides a method to dynamically adjust the operating frequency of the source, target and the interconnecting bus during the synchronous communication while leaving other subsystems at their preferred operating frequencies. This scheme has a small overhead and results in significant power savings without a significant performance impact. When the bus utilization is less than 60%, our scheme results in an energy savings of 32-42%.

Published in:

Computer Design, 2003. Proceedings. 21st International Conference on

Date of Conference:

13-15 Oct. 2003