Referenced Items are not available for this document.
Demands for the low power VLSI have been pushing the development of aggressive design methodologies to reduce the power consumption drastically. To meet the growing demand, we propose a low power adder, which adoptively selects supply voltages based on the input vector patterns. We prototyped a 32-bit Ripple Carry Adder and analyzed the power consumption and performance in details. Results show 29% improvement in power consumption over a conventional ripple carry adder with comparable performance.
Published in:
Computer Design, 2003. Proceedings. 21st International Conference on
Date of Conference: 13-15 Oct. 2003
- Page(s):
- 103 - 106
- ISSN :
- 1063-6404
- Print ISBN:
- 0-7695-2025-1
- INSPEC Accession Number:
- 7946612
- Digital Object Identifier :
- 10.1109/ICCD.2003.1240880
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
