Close category search window
 

Evaluating order of circuits for deadlock avoidance in a flexible manufacturing system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wenle Zhang ; Sch. of Electr. Eng. & Comput. Sci., Ohio Univ., Athens, OH, USA ; Judd, R.P. ; Deering, P.E.

Circuits and knots in the diagraph model of a manufacturing system are the rudimentary causes of deadlocks - a type of deadlock that is difficult to detect. A new deadlock avoidance algorithm that dynamically evaluates the order of circuits is presented. The algorithm is highly permissive since the order evaluation captures more parts flow dynamics, especially when there exist multiple knots in the diagraph model. It also runs in polynomial time once the set of circuits of the diagraph is given. Simulation results are provided to illustrate the application of the algorithm.

Published in:
American Control Conference, 2003. Proceedings of the 2003  (Volume:5 )

Date of Conference: 4-6 June 2003

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.