By Topic

Memory resource considerations in the load balancing of software DSM systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yen-Tso Liu ; Dept. of Electr. Eng., National Chung Kung Univ., Tainan, Taiwan ; Tyng-Yeu Liang ; Chi-Ting Huang ; Ce-Kuen Shieh

Obtaining a load balance is essential if the program performance of distributed shared memory (DSM) systems is to be optimized. In achieving this load balance, most DSM systems simply distribute program threads in accordance with the CPU power of the individual processors within the network. However, memory access costs also play a significant role in determining the program performance. Although the threads will be able to complete their tasks, their execution will inevitably be delayed by the latency associated with executing the page replacements. With the rapid development of CPU chips, the relative influence of this memory access latency upon the overall program performance has become increasingly significant. Therefore, attempts to minimize the execution time of applications by establishing a load balance based purely upon CPU resource considerations will only achieve limited success. The current study proposes a new load balancing scheme for DSM systems which considers both CPU and memory resources. The present results confirm the importance of considering memory resources when addressing the load balancing of DSM systems. It is shown that the proposed method is more effective than previous schemes which considered only CPU resources or memory resources.

Published in:

Parallel Processing Workshops, 2003. Proceedings. 2003 International Conference on

Date of Conference:

6-9 Oct. 2003