By Topic

Simplified FPGA-based data acquisition system for PET

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
C. M. Laymon ; Univ. of Washington, Seattle, WA, USA ; R. S. Miyaoka ; B. K. Park ; T. K. Lewellen

A data acquisition system for a single-ring, high-resolution, small-animal PET scanner is described. This single-ring test system is part of the development of a multiring scanner. The system was designed to be as simple (short development cycle, and low cost) and as flexible as possible while maintaining high performance standards necessary for high-resolution quantitative studies. Unlike the multiring system electronics under development, the test system does not use a clock, but identifies coincidences by overlapping logic signals. The ring consists of up to 18 multicrystal MiCE modules, each of which is coupled to a resistive summing board that produces two X and two Y position signals. These are sent to the inputs of an analog multiplexer circuit. Total energy signals are also produced and used as inputs to NIM discriminators. A field programmable gate array (FPGA) is used for all system logic functions. This allows software development, testing, implementation, and modification of logic circuitry without hardware modification. Inputs to the FPGA are the outputs of the 18 discriminators. The FPGA logic produces and locks an event signal whenever two modules along allowed lines of response trigger within a preset resolving time. The FPGA also produces detector codes identifying the detectors involved in the event. These are recorded and also sent to the multiplexer to switch the position signals from the modules involved in the event to a buffered CAMAC ADC system for digitization. A "not busy" signal from the ADC is used to reset the FPGA releasing the locked signals allowing further event acquisition.

Published in:

IEEE Transactions on Nuclear Science  (Volume:50 ,  Issue: 5 )