By Topic

A 40/43 Gb/s SONET OC-768 SiGe 4:1 MUX/CMU

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Shaeffer, D.K. ; Big Bear Networks, Milpitas, CA, USA ; Hai Tao ; Qinghung Lee ; Ong, A.
more authors

A 40/43 Gb/s SONET OC-768 4:1 MUX/CMU is implemented in a 120 GHz f/sub T/ SiGe BiCMOS process. When co-packaged with a companion 16:4 multiplexer, the chip produces less than 3 ps of pattern dependent jitter and 175 fs RMS random jitter. A packaged BER of better than 10/sup -14/ is measured with 2/sup 31/-1 PRBS data inputs. The chip consumes 4.9 W from 1.8 V and -5.2 V supplies.

Published in:

Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International

Date of Conference:

13-13 Feb. 2003