Referenced Items are not available for this document.
A CMOS magnetic latch for digital magnetic field detection is reported. It is based on a single split-drain magnetic field-effect transistor with a positive feedback imported by a pair of lateral floating gates. The magnetic latch achieves its maximum magnetic sensitivity when latch-up takes place. A linear equation is used to model the positive feedback and the latch-up process. By imposing a reset-evaluation mechanism, the magnetic latch is evaluated for digital magnetic pattern detection. Experimental results show that the minimum detectable magnetic flux density for the magnetic latch could be down to less than 0.1 mT with low bit error rate.
Published in:
Electron Device Letters, IEEE
(Volume:24
,
Issue:
10
)
Date of Publication: Oct. 2003
- Page(s):
- 652 - 654
- ISSN :
- 0741-3106
- INSPEC Accession Number:
- 7751932
- Digital Object Identifier :
- 10.1109/LED.2003.817379
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 29 September 2003
- Issue Date :
- Oct. 2003
- Sponsored by :
- IEEE Electron Devices Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
